15

20

5

WHAT IS CLAIMED IS:

1. A method of forming a contact opening in a semiconductor device comprising at least a first gate and a second gate over a substrate, wherein the said first and second gates have sidewall spacers, the method comprising the steps of:

forming a dielectric liner layer over the semiconductor device;

forming a dielectric layer over the dielectric liner layer; and

patterning the dielectric layer and the dielectric liner layer without planarizing the dielectric layer, to form a self-aligned contact window that exposes a surface of the substrate between the said first and second gates.

- 2. The method of claim 1, wherein the step of forming the dielectric liner layer includes depositing silicon nitride.
- 3. The method of claim 1, wherein the step of forming the dielectric layer includes depositing silicon oxide.
- 4. The method of claim 1, wherein the dielectric layer has a thickness of about 10000Å to 15000Å.
- 5. The method of claim 1, wherein the dielectric layer comprises a dielectric layer with a good gap-filling capability and a dielectric passivation layer.
- 6. A method of forming a contact plug in a semiconductor device comprising at least a first gate and a second gate over a substrate, wherein the said first and second gates have sidewall spacers, the method comprising the steps of:

forming a dielectric liner layer conformal to a surface profile of the substrate and the said first and second gates:

forming a dielectric layer over the dielectric liner layer;

20

5

patterning the dielectric layer and the dielectric liner layer without planarizing the dielectric layer, to form a self-aligned contact window that exposes a surface of the substrate between said first and second gates;

forming a polysilicon layer over the dielectric layer and filling the self-aligned contact window;

removing a portion of the polysilicon layer lying above the dielectric layer; and removing a portion of the dielectric layer so that the contact plug is formed inside the self-aligned contact window.

- 7. The method of claim 6, wherein the step of forming the dielectric liner layer includes depositing silicon nitride.
- 8. The method of claim 6, wherein the step of forming the dielectric layer includes depositing silicon oxide.
- 9. The method of claim 6, wherein the dielectric layer has a thickness of about 10000Å to 15000Å.
- 10. The method of claim 6, wherein the dielectric layer comprises a dielectric layer with a good gap-filling capability and a dielectric passivation layer.
- 11. The method of claim 6, wherein the step of removing the portion of the polysilicon above the dielectric layer and the step of removing a portion of the dielectric layer includes chemical-mechanical polishing.
- 12. A method of forming a contact plug in a semiconductor device comprising at least a first gate and a second gate over a substrate, wherein the said first and second gates have sidewall spacers, the method comprising the steps of:

forming a silicon nitride dielectric liner layer conformal to a surface profile of the substrate and the said first and second gates;

20

10

5

forming a silicon oxide dielectric layer over the substrate;

patterning the silicon oxide layer and the silicon nitride layer without planarizing the silicon oxide dielectric liner layer, to form a self-aligned contact window that exposes a surface of the substrate between the said first and second gates;

forming a polysilicon layer over the dielectric layer and filling the self-aligned contact window;

performing chemical-mechanical polishing to remove a portion of the polysilicon layer lying above the silicon oxide layer and a portion of the silicon oxide layer so that the landed plug is formed inside the self-aligned contact window.

- 13. The method of claim 12, wherein the silicon oxide layer has a thickness of about 10000Å to 15000Å.
- 14. The method of claim 12, wherein the silicon oxide layer comprises a silicon oxide layer that has a good gap-filling capability and a silicon oxide passivation layer.
- 15. A method of forming a contact opening in a semiconductor device comprising at least a first gate and a second gate, with sidewall spacers, over a substrate, and a thin liner oxide layer disposed conformal to the surface profile of the substrate and the said first and second gates, the method comprising the steps of:

forming a dielectric layer over the semiconductor device; and

patterning the dielectric layer without planarizing the dielectric layer, to form a contact window between the said first and second gates.

- 16. The method of claim 15, wherein the step of forming the dielectric liner layer includes depositing silicon nitride.
- 17. The method of claim 15, wherein the step of forming the dielectric layer includes depositing silicon oxide.

- 18. The method of claim 15, wherein the dielectric layer has a thickness of about 10000Å to 15000Å.
- 19. The method of claim 15, wherein the dielectric layer comprises a dielectric layer with a good gap-filling capability and a dielectric passivation layer.